By Topic

Design FPGA Based Implementation of MIMO Decoding in a 3G / 4G Wireless Receiver

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pravin W. Raut ; Y.C. Coll. of Eng., Nagpur, India ; Dinesh B. Bhoyar

In this paper, we address the implementation of FPGAs of Multi-Input-Multi-Output (MIMO) Decoder embedded in a prototype of 3G / 4G Mobile receiver This MIMO decoder is part of a multi-carrier code division multiple-access (MC-CDMA) radio system, equipped with multiple antennas at both ends of the link that is able to handle up to 32 users and provides raw transmission bit-rates up to 125 Mbps. The task of the MIMO decoder is to appropriately combine the signals simultaneously received on all antennas to construct an improved signal, free from interference, from which to estimate the transmitted symbols. The main motto of this is to design the FPGA based MIMO Decoder. To demonstrate this, MIMO Encoder is also included in this project. The Data links for Two symbol period were established and found that the MIMO decoder outputs follows the MIMO Encoder input. We report results using FPGA devices of the Xilinx family.

Published in:

2009 Second International Conference on Emerging Trends in Engineering & Technology

Date of Conference:

16-18 Dec. 2009