By Topic

Test data compression for any quantum Boolean circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yao-Hsin Chou ; Department of Computer Science and Info. Engineering National Chi Nan University Puli, Nantou County, 54561 Taiwan ; Sy-Yen Kuo

In this paper, a novel test data compression method for quantum Boolean circuits is proposed. By using Hadamard transformation as a decompressor for input vectors and as a time compactor for output responses, we can always detect the fault no matter where it occurs at the circuit under test. Following that, a zero-controlled-not gate can be applied as a space compactor. As a result, not only can the stimulus on the input side be significantly compressed to only one test pattern but also the response on the output side can be drastically compacted to one single bit.

Published in:

Nanotechnology, 2009. IEEE-NANO 2009. 9th IEEE Conference on

Date of Conference:

26-30 July 2009