Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Full adder design using hybrid CMOS-SET parallel architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Guoqing Deng ; Dept. of Electr. & Comput. Eng., Univ. of Windsor, Windsor, ON, Canada ; Guoyan Ren ; Chunhong Chen

Hybrid CMOS-SET architectures, which combine the merits of CMOS and SET (single-electron tunneling) devices, promise to be a practical implementation for nanometer-scale circuit design. In this work we propose two binary full adders using hybrid CMOS-SET parallel architectures, which take advantage of the Coulomb oscillation with SET devices in order to improve the circuit area, power consumption and temperature effect. We use the improved MIB compact models for SET devices and simulate hybrid CMOS-SET circuits in Cadence environment with all the circuit parameters specified. The results show that the designed circuits are able to work at room temperature with high current drivability and low power dissipation.

Published in:

Nanotechnology, 2009. IEEE-NANO 2009. 9th IEEE Conference on

Date of Conference:

26-30 July 2009