Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

A crosstalk minimization technique for sublithographic programmable logic arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Manem, H. ; Dept. of Electr. & Comput. Eng., Polytech. Univ., Brooklyn, NY, USA ; Rose, G.S.

The emergence of alternative technologies due to continued technology migration into the nanometer regime has led to the design of several novel logic and memory architectures. These architectures, in particular array based architectures built from crossbar structures, aim to achieve higher logic/memory densities with lower power consumption and acceptable delays as compared to present day CMOS technology. However crosstalk induced in these nanoscale arrays limits the minimum wire spacing realizable and thereby the logic density that can be achieved. In this work we analyze the crosstalk produced in sublithographic programmable logic array (PLA) architectures and propose an alternative layout scheme that reduces the effects of crosstalk in adjacent wires. The proposed methodology has an interleaved layout scheme with two non-overlapping out-of-phase clocks that prevent neighboring wires from transitioning simultaneously. Results presented in this paper indicate that this scheme provides for better tolerance against crosstalk than other structures proposed for sublithographic PLAs. The effects of different parasitics (i.e. coupling and decoupling capacitances from different parts of the crossbar segment) on the crosstalk induced are also analyzed.

Published in:

Nanotechnology, 2009. IEEE-NANO 2009. 9th IEEE Conference on

Date of Conference:

26-30 July 2009