By Topic

A pseudo-pipelined VLSI architecture of two elliptic curve scalar multiplications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wang Xu ; Key Lab. of Network Oriented Intell. Comput., Harbin Inst. of Technol., Shenzhen, China ; Zhang Yan

Two elliptic curve scalar multiplications (ECMLT) are used in some important elliptic curve encryption algorithms, a pseudo-pipelined VLSI architecture of two ECMLTs over GF(2m) is proposed for these algorithms. The proposed architecture includes three word-serial finite field (FF) multipliers, and each FF multiplier has word size w. Implemented using FPGA, two ECMLTs are computed in approximately 4¿m/w¿(m-1)clock cycles in the proposed architecture. Compared with the architectures proposed by other authors recently, it is shown that the computation time for two ECMLTs is the shortest by using our proposed architecture.

Published in:

Electron Devices and Solid-State Circuits, 2009. EDSSC 2009. IEEE International Conference of

Date of Conference:

25-27 Dec. 2009