By Topic

A High speed low power capacitorless SOI-DRAM cell using impact ionization and GIDL effect

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jianing Hou ; Dept. of Microelectron., Xi''an Jiaotong Univ., Xi''an, China ; Shao, Zhibiao ; Xin Miao

A high speed low power capacitorless SOI-DRAM cell using impact ionization and GIDL effect for write ¿1¿ operation was proposed. The conventional capacitorless DRAM cell with single mechanism is either high speed or low power,while the proposed DG-FinFET cell employs the efficient integration of impact ionization and GIDL effects by adopting negative bias on back gate to couple the front and back gates, yielding high speed low power performance. The simulation results demonstrate ideal characteristics in both cell operations and power consumption. The write operation of the cell is within 1ns attributed to the impact ionization effect. Low power consumption is achieved by using GIDL because the coupling between the front and back gates restrains the impact ionization current. The ratio of read ¿1¿ and read ¿0¿ current is more than 9.38E5. Moreover, the cell is non-destructive in read operation and has large sense margin and great retention characteristics.

Published in:

Electron Devices and Solid-State Circuits, 2009. EDSSC 2009. IEEE International Conference of

Date of Conference:

25-27 Dec. 2009