By Topic

Ultra low-power full-adder for biomedical applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

Addition is an essential function in fundamental arithmetic operations. It is also the most copiously used operation in application-specific processors and digital signal processing application (DSP). In this paper, we propose a novel 17-transistors full-adder based on the N-12T full-adder, which P has a maximum of one threshold voltage (Vt) degradation for output voltage levels. The performance of the proposed full-adder is compared against other low-power full-adder via extensive HSPICE simulation using 100 random input vectors. The simulation results show that the proposed design permits the use of lower operating voltage to derive lower power consumption and hence, the power delay product (PDP). The advantages of the proposed full-adder has been evaluated by integrating the proposed full-adder into a multiplier-less finite impulse response (FIR) filter that is commonly used in the multirate filter bank for biomedical applications.

Published in:

Electron Devices and Solid-State Circuits, 2009. EDSSC 2009. IEEE International Conference of

Date of Conference:

25-27 Dec. 2009