By Topic

A methodology for arithmetic reduction of the static power consumption verified on filter architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Nilsson, P. ; Dept. of Electr. & Inf. Technol., Lund Univ., Lund, Sweden

In today's technology generations, e.g. 90 and 65 nm, the static power consumption becomes a major contributor to the total power consumption. This paper focuses on the arithmetic level and shows a methodology for a substantial reduction of the static power consumption. Simulations are done in a typical 130 nm technology. Based on the simulation results, the static power in a digital filter is estimated and compared for two different architectures, one bit-parallel respectively bit-serial architecture. The paper shows a substantial reduction of the static power consumption when bit-serial arithmetic is used. The paper also shows that the relative power reduction is strongly dependent on the used word length, i.e. the reduction is larger for longer word lengths. The reduction is dependent on the ratio between the arithmetic and the storage (the registers) as well. Architectures where the arithmetic dominates will show a larger reduction of the static power consumption. A static power reduction down to 37% is shown for the bit-serial filter architecture and a reduction down to 7% is shown in the arithmetic in the filter.

Published in:

Microelectronics, 2008. ICM 2008. International Conference on

Date of Conference:

14-17 Dec. 2008