By Topic

CMOS fully differential CMOS Four-quadrant analog multiplier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Mahmoud, Soliman A. ; Electr. & Electron. Eng. Dept., German Univ. in Cairo (GUC), Cairo, Egypt

A new low voltage low power fully differential CMOS four-quadrant analog multiplier based on the operation of MOS transistors in saturation region is given. The proposed four-quadrant voltage-mode multiplier was confirmed by using PSPICE simulation and found to have good linearity with wide input dynamic range. The static power consumption is 0.326 mW, the input voltage range is ±0.75 V from ±1 V supply, the bandwidth is 16 MHz at 1 K¿//10 pF load, the output referred noise voltage is less than 10 nV/¿Hz in 1 K¿, and the maximum linearity error is less than 1 % at ±0.5 V input voltage.

Published in:

Microelectronics, 2008. ICM 2008. International Conference on

Date of Conference:

14-17 Dec. 2008