By Topic

Analytical performance estimation from GSMP model for hierarchical bus-bridge based SoC communication architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ulhas Deshmukh ; Research Scholar, Deptt. of Electronics & Comm. Engg., Malaviya National Institute of Technology, Jaipur, India ; Vineet Sahula

The modern-day system-on-chip communication posses complex characteristics- (a) the communication times of individual transactions are difficult to predict, (b) concurrent communication techniques are employed to meet the performance of emerging applications, and (c) communication is hierarchical. Thus, performance of communication architecture plays major role in determining the performance of the system. An early and efficient performance estimation of communication architecture is essential in order to select appropriate communication architecture from the possible choices, within design time deadlines. In this paper, we propose an analytical technique for performance estimation of hierarchical bus bridge communication architecture, based on generalized semi Markov process (GSMP) model. Our modeling approach provides an early estimation of performance parameters viz. memory bandwidth, average queue length at memory and average waiting time seen by a processing element. The input parameters to the model are number of processing elements, the mean computation time of processing elements, and the first and second moments of communication time of processing elements. We validate efficacy of modeling approach by comparing the results against those obtained by Monte Carlo simulation for the underlying model.

Published in:

2008 International Conference on Microelectronics

Date of Conference:

14-17 Dec. 2008