By Topic

A 15 bits 12 MS/s 5th-Order Sigma-Delta modulator for communication applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mehdi Taghizadeh ; Department of Electrical and Computer Engineering, Tarbiat Modares University, Tehran, Iran ; Abdoreza Nabavi ; Davood Mahmoodi

In this paper a 5th-order single-loop sigma-delta modulator with combination of low distortion and hybrid structures is presented. This structure, which uses integrator and IIR filter concurrently, has relatively less feed-forward paths and modulator coefficients. Thus, its sensitivity to coefficient mismatching is reduced. To lower the power consumption of the modulator, the IIR filter block is implemented by single OTA, and a passive adder is used to realize input quantizer adder. Simulation results show that this structure can achieve 15-bit of resolution and 6 MHz input signal bandwidth, with 1.2 V supply voltage using a 0.13 ¿m CMOS technology. Power consumption of modulator is 53 mW.

Published in:

2008 International Conference on Microelectronics

Date of Conference:

14-17 Dec. 2008