By Topic

Inclusion of direct tunneling gate current in the Symmetric Doped Double Gate MOSFETs Model

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Garduo, S.I. ; Dept. of Electr. Eng., CINVESTAV-IPN, Mexico City, Mexico ; Cerdeira, A. ; Estrada, M.

The gate current present in double-gate fully depleted MOSFETs can significantly contribute to the channel current measured in these devices. For this reason, models must take account of this effect in order to represent correctly the behavior of the devices. In this paper, we report a complementation to the symmetric doped double gate model for MOSFETs, by including the presence of gate tunneling current. Gate current is expressed in all the operation regions, using only one equation. Agreement observed between modeled and experimental curves in inversion, depletion and accumulation region, as well as for transistors with different geometry was excellent.

Published in:

Electrical Engineering, Computing Science and Automatic Control,CCE,2009 6th International Conference on

Date of Conference:

10-13 Jan. 2009