Referenced Items are not available for this document.
A CMOS power amplifier (PA) for a UHF (860-960 MHz) stationary RFID reader is presented. To design a high power and power efficient CMOS PA, quasi four pair structure and integrated passive device (IPD) transformers are used. An amplitude modulation is performed through the cascode gate with a pulse shaping filter. The chips are fabricated in a 0.18 ??m CMOS process and IPD. Measurements show output power of 32.8-33.37 dBm and the power added efficiency (PAE) of 51.8-56.1% with the supply voltage 3.0 V.
Published in:
Microwave and Wireless Components Letters, IEEE
(Volume:20
,
Issue:
2
)
Date of Publication: Feb. 2010
- Page(s):
- 106 - 108
- ISSN :
- 1531-1309
- INSPEC Accession Number:
- 11136123
- Digital Object Identifier :
- 10.1109/LMWC.2009.2038552
- Product Type:
- Journals & Magazines
- Date of Publication :
- 19 January 2010
- Date of Current Version :
- 08 February 2010
- Issue Date :
- Feb. 2010
- Sponsored by :
- IEEE Microwave Theory and Techniques Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
