By Topic

CWC: Compressed Write Cache for Improving Storage System Performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Suzhen Wu ; Wuhan Nat. Lab. for Optoelectron., Wuhan, China ; Dan Feng ; Bo Mao

Fast non-volatile storage, such as non-volatile RAM and battery-backed volatile RAM, is widely deployed as the write cache in the storage controller to hide the latency of writes and prevent data loss. Due to the high cost of nonvolatile RAM and the short life of battery, the write cache is always much smaller than the read cache. To extend the size of write cache, we propose a Compressed Write Cache (CWC) in the storage controller using an adaptive compression scheme. Our prototype implementation of CWC and extensive trace-driven evaluation results show that the average user response time reduces by up to 30.1% and the destage count reduces by up to 31.3%. The benchmark experiments show that CWC gets improvement up to 32% in IOPS and 24.2% in average response time while degrades performance by 1.2% in the sequential access case.

Published in:

Frontier of Computer Science and Technology, 2009. FCST '09. Fourth International Conference on

Date of Conference:

17-19 Dec. 2009