By Topic

Two-Collector Transistor for Binary Full Addition

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

Details are given of the design and operational features of two versions of a new multielectrode transistor which serves as a full adder for binary numbers in computer circuits. This transistor in a simple circuit connection performs the logical operations “and,” “or,” “exclusive or,” “if-and-only-if,” “neither-nor,” “not both,” and “not.” The point-contact design utilizes two collectors with high current multiplication factors to provide signal amplification during the logical operation at very high speeds. The “all-junction” design utilizes p-n hook collectors to give much higher values of intrinsic alpha. The paper describes the nature of the internal positive-feedback action in the two-collector transistors and illustrates the function of these transistors as logic devices.

Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.  

Published in:

IBM Journal of Research and Development  (Volume:1 ,  Issue: 3 )