Skip to Main Content
The design of a large, very-high-speed ferrite memory is described. The memory has a capacity of 8192 words, 72 bits per word, and has a cycle time of 110 nanoseconds and an access time of 67 nanoseconds. The storage devices are miniature ferrite cores, 0.0075 by 0.0123 by 0.0029 inches, and are operated in a two-core-per-bit destructive read-out mode. A planar array geometry with cores resting on a single ground plane is used to control drive line parameters. Device switching speed and bit line recovery are treated as special problems. The design criteria and operational characteristics of the core, and the approach taken on the bit line recovery problem, are also presented.
Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.