Skip to Main Content
The results of an experimental study of the performance of very high density 8, 128, and 256 bit CCD shift register structures are presented. The primary topics discussed include transfer efficiency, frequency response, impact of “fat zero” operation, and observed temperature dependency.
Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.