Skip to Main Content
Inductance computations represent an important part in the design of hardware packages, especially for high performance computers. Partial element equivalent circuits (PEEC) are used in this paper to investigate two problems, viz., the inductance of ground plane connections and the reduction in inductance due to eddy currents set up in perpendicular crossing wires. The results from the PEEC models are compared, for the first problem, to experimental hardware measurements and, in the second case, to simplified analytical solutions.
Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.