By Topic

Product Quality Level Monitoring and Control for Logic Chips and Modules

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Cleverley, D.S. ; IBM General Technology Division, East Fishkill facility, Hopewell Junction, New York 12533, USA

In the manufacture of chips and modules, it is important to minimize defects in order to maximize quality levels and product reliability at each level of product assembly (chips, module, card, system). These objectives are best achieved by controlling defects through manufacturing process controls and testing at the lowest possible level of assembly. Defective product remaining after test and inspection must be repaired or discarded. The ability to detect and reduce or eliminate these defects is crucial to ensuring maximum product quality. The amount of such defective product is typically described quantitatively in terms of statistical sampling plans. The problem with such approaches is that the absolute defect level is imprecisely defined. This paper defines an absolute number for such product defects, which we will call “product quality level” (PQL). PQL categories found in logic chips and modules after completion of electrical testing are described and a methodology for the monitoring and control of the PQL in chips is presented. The impact of chip defects on module, card, and system performances is discussed with the aid of examples. By using the described comprehensive design, process control, testing, and user-feedback approach at each assembly level, final product can be manufactured with the lowest possible level of defects that must then be repaired at the machine level.

Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.  

Published in:

IBM Journal of Research and Development  (Volume:27 ,  Issue: 1 )