By Topic

Critical charge calculations for a bipolar SRAM array

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Freeman, L.B. ; IBM Microelectronics Division, East Fishkill facility, Route 52, Hopewell Junction, New York 12533, USA

The critical charge, Qcrit, of a memory array storage cell is defined as the largest charge that can be injected without changing the cell's logic state. The Qcrit of a Schottky-coupled complementary bipolar SRAM array is evaluated in detail. An operational definition of critical charge is made, and the critical charge for the cell is determined by circuit simulation. The dependence of critical charge on upset-pulse wave shape, statistical variations of power supply voltage, temperature gradients, manufacturing process tolerances, and design-related influences due to word- and drain-line resistance was also calculated. A 2× range in Qcrit is obtained for the SRAM memory array cell from simulations of normal (±3σ) variations in manufacturing process tolerances, the shape of the upset current pulse, and local cell temperatures. Using SEMM, a 60× variation of the soft-error rate (SER) is obtained for this range in Qcrit. The calculated SER is compared to experimental values for the chip obtained by accelerated testing. It is concluded that a range in values of the critical charge of a cell due to normal manufacturing and operating tolerances must be considered when calculating soft-error rates for a chip.

Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.  

Published in:

IBM Journal of Research and Development  (Volume:40 ,  Issue: 1 )