By Topic

A three-value computer design verification system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

The three-value simulator has been used on both rentral processing units and input/output controllers with microprogram control and hardware control. Four major systems have been simulated and built. The experience thus gained has indicated that: (1) It is possible to include simulation in a development cycle and as a result shorten that cycle, even in a changeable technology; (2) The efficiency of debugging hardware will improve because those testing the system have an opportunity to develop their troubleshooting techniques and to learn the computer system prior to the availability of hardware; (3) Logic problems that might otherwise remain undetected can be detected with three-value simulation; and (4) Future technologies will demand design verification simulators similar to the three-value simulator.

Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.  

Published in:

IBM Systems Journal  (Volume:8 ,  Issue: 3 )