By Topic

A non-linear model for analysis of limit cycle behavior in CDR with bang-bang phase detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Galambos, T. ; PMC-Sierra, Herzliya Pituach, Israel ; Lerner, V.

Analysis of the control loop of clock-data recovery circuits (CDR) that use bang-bang phase detector is complicated by the fact that the loop behavior is determined by the jitter profile of the input signal. We present a method for constructing a non-linear average deviation model that permits fast simulation of the limit cycle behaviors. In addition, linear AC analysis performed on the model allow observing the control loop transfer functions. The main idea is to model the average behavior of the non-linear phase detector using the cumulative density function (CDF) of the total jitter. The random jitter (RJ) component is assumed Gaussian and the deterministic jitter (DJ) is modeled using a histogram approach. The total jitter CDF is obtained by convolving the RJ and DJ components. For ease of implementation in VerilogA, we use a polynomial approximation for the Gaussian CDF. Finally we present simulation results that show correlation with the long time consuming full circuit simulations.

Published in:

Microwaves, Communications, Antennas and Electronics Systems, 2009. COMCAS 2009. IEEE International Conference on

Date of Conference:

9-11 Nov. 2009