By Topic

Issues in designing truly scalable interconnection networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ni, L.M. ; Dept. of Comput. Sci., Michigan State Univ., East Lansing, MI, USA

Interconnection networks have been extensively studied in the computer architecture community as they are essential to the performance of parallel processing computing platforms. However, this research area has also been criticized for producing many practically useless research results, which hinder the needed progress in this area. This paper begins with a new classification of interconnection networks and then discusses major practical issues in the design of interconnection networks. The emphasis will be on “truly scalable” interconnection networks. A more practical definition of “incremental scalability” is elaborated. Just like the evolution of microprocessors, as technology advances, the architecture of interconnection networks may also change. Understanding those technological constraints and performance demands is important to future research in this area

Published in:

Parallel Processing, 1996. Proceedings of the 1996 ICPP Workshop on Challenges for

Date of Conference:

12 Aug 1996