We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A 20-to-60 GHz CMOS frequency tripler based on a BPSK modulator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fan-Hsiu Huang ; Dept. of Electr. Eng., Nat. Central Univ., Taoyuan, Taiwan ; Chin-Cheng Chen ; Hong-Yeh Chang ; Yue-Ming Hsin

A frequency tripler designed for V-band signal generation has been implemented by using CMOS 0.18 ¿m process. Based on the circuit topology of differential binary phase shift keying (BPSK) modulator, a function of frequency triplication can be performed under the operation modes of class-AB and class-C when choosing the proper biases on the NMOS devices. For achieving a large 60 GHz output signal, the compact impedance matching network based on the imbalanced transmission-line is also used to the output port. The tripler exhibits a measured conversion loss about 9.4 dB under a 2 dBm injected power with a dc power consumption of 16 mW from a 2 V dc supply. The output 3-dB bandwidth is around 7 GHz ranging from 56 to 63 GHz, and the maximum output power can be operated up to -7 dBm. The suppression ratios for fundamental and second harmonics are exhibited up to 17 dBc and 25 dBc, respectively. The BPSK digital modulation at 60 GHz is also demonstrated with a data rate of 1 Gbps.

Published in:

Microwave Conference, 2009. APMC 2009. Asia Pacific

Date of Conference:

7-10 Dec. 2009