Cart (Loading....) | Create Account
Close category search window
 

An Overview of Data Bandwidth Hierarchy for an Embedded Stream Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Duan Zongtao ; Inf. Coll., Chang''an Univ., Xi''an, China ; Zhang Yanni ; Duan Zongyuan

The overall speed of computation is determined not just by the speed of the processor, but also by the ability of the memory system to feed data to it. Imagine is a novel image processor which is constructed by a research group of Stanford University. A brand new data bandwidth hierarchy of this processor is introduced in this article. This new data bandwidth hierarchy is constructed by local register file(LRF), stream register file(SRF) and main memory. LRF is used by the ALU clusters. SRF looks like cache in traditional processor. But SRF is a specific unit in stream processor. SRF is used as a stream load/store unit in stream processor. Using this kind of data bandwidth hierarchy the image processing speed is improved greatly.

Published in:

Computer Science-Technology and Applications, 2009. IFCSTA '09. International Forum on  (Volume:1 )

Date of Conference:

25-27 Dec. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.