VLSI-architecture for enabling multiple parallel associative searches with standard SRAM macros | IEEE Conference Publication | IEEE Xplore