By Topic

VLSI-architecture for enabling multiple parallel associative searches with standard SRAM macros

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kumaki, T. ; Res. Inst. for Nanodevices & Bio Syst., Hiroshima Univ., Higashi-Hiroshima, Japan ; Imai, Y. ; Koide, T. ; Mattausch, H.J.

This paper presents a ternary multi-ported content addressable memory (CAM) architecture utilizing asynchronous multiple search-operation technology, aiming at efficient high throughput of associative-search operations. The asynchronous multiple search-operation technology adopts a Flexible Multi-ported Content Addressable Memory (FMCAM) architecture, which is reported. The proposed ternary multi-ported CAM architecture achieves a fast associative table-lookup solution for high-speed routing applications, such as IP packet forwarding and effectively realizes a Ternary Flexible Multi-ported Content Addressable Memory which we refer to as TFMCAM in this paper. The main novel points of the architecture are simultaneous multiple associative-search operations and a high implementation-yield ratio. The TFMCAM can fully exploit the conventional SRAM memory architecture in comparison to the conventional TCAM architecture. Furthermore, the TFMCAM architecture realizes the necessary background table maintenance function without preventing the associative-search operation. For verifying the effectiveness of the TFMCAM architecture, ASIC implementation results are evaluated in this paper.

Published in:

Intelligent Signal Processing and Communication Systems, 2009. ISPACS 2009. International Symposium on

Date of Conference:

7-9 Jan. 2009