By Topic

An encoding scheme to reduce power consumption in Networks-on-Chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Giuseppe Ascia ; Dipartimento di Ingegneria Informatica e, delle Telecomunicazioni, University of Catania, Italy ; Vincenzo Catania ; Fabrizio Fazzino ; Maurizio Palesi

In this paper we present a novel data encoding scheme to reduce the power dissipation and the energy consumption of the communication system in a network-on-chip (NoC) based system-on-chip (SoC). As technology shrinks an ever more significant fraction of the overall system power/energy budget is due to the on-chip interconnect. It is therefore essential the definition of new methodologies and techniques aimed at optimizing the on-chip communication system not only in terms of performance but also in terms of power. The idea presented in this paper is based on encoding the packets before they are injected into the network in such a way as to minimize both the switching activity and the coupling switching activity in the NoC's links which represent the main factors of power dissipation.

Published in:

Computer Engineering & Systems, 2009. ICCES 2009. International Conference on

Date of Conference:

14-16 Dec. 2009