By Topic

Average and maximum power consumption of digital CMOS circuits using LOGIC PICTURES

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Fouda, M.F. ; Electron. & Commun. Dept., Cairo Univ., Giza, Egypt ; Abdelhalim, M.B. ; Amer, H.H.

In this paper, a new methodology is developed to calculate the exact value of both the average and the maximum power consumptions of combinational circuits. The main advantage of this methodology over other techniques reported in the literature is its accuracy. It depends on a new concept called logic pictures. A logic picture is the set of logic values at all gate outputs in the circuit for a given input vector. To verify the correctness of the methodology, it was applied to three circuits from well-known benchmarks as well as commercial ICs. The average and maximum power consumptions obtained were identical to those produced by exhaustive simulation.

Published in:

Computer Engineering & Systems, 2009. ICCES 2009. International Conference on

Date of Conference:

14-16 Dec. 2009