Scheduled System Maintenance:
On May 6th, single article purchases and IEEE account management will be unavailable from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). We apologize for the inconvenience.
By Topic

Capacitance variation under electrical stress of SiOCH low-k dielectrics for the advanced 45nm technology node and beyond

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Vilmay, M. ; STMicroelectronics, Crolles, France ; Roy, D. ; Blonkowski, S. ; Volpi, F.
more authors

Porous low-k dielectrics reliability in interconnect is a major concern for sub 45 nm technology nodes. Low-k dielectric ageing characterization during stress is becoming a key point to improve low-k interconnect robustness. In this context, the leakage and especially the capacitance shifts under electrical stress are analyzed in this paper. Four dielectric ageing mechanisms potentially responsible of the capacitance drift during stress are discussed and compared to experiments. Donor trap creation leading to the I(V) sweep variation is confirmed with leakage activation energy measurement during the stress. Moreover, the capacitance shift could be due to a trapping/detrapping charge into pre-existing or created traps.

Published in:

Integrated Reliability Workshop Final Report, 2009. IRW '09. IEEE International

Date of Conference:

18-22 Oct. 2009