By Topic

Acceleration of Fractal Image Compression Using the Hardware-Software Co-design Methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Oscar Alvarado Nava ; Dept. de Electron., Univ. Autonoma Metropolitana, Mexico City, Mexico ; Arturo Díaz Pérez

Fractal Image Compression (FIC) is a lossy technique whose features are promising for computer systems with few resources, however, it has been ignored due to the large amount of operations needed to complete the codification. On the other hand, the development of VLSI technology allows for the creation of programmable devices with greater facilities, which not only offer a large gate density to program hardware modules, but also contain one or more embedded processors, allowing the creation of complete systems inside a single chip (SoC). The use of hardware and software components in a single electronic system allows to combine the flexibility offered by software and the high computing power and parallelism of hardware. This paper describes a Hardware-Software Co-Design (HSC) of FIC which improves the compression time, obtaining an acceleration factor between 6.6 and 8.5. The system was built on a SoC based on an FPGA.

Published in:

2009 International Conference on Reconfigurable Computing and FPGAs

Date of Conference:

9-11 Dec. 2009