By Topic

Nano-CMOS circuit design and performance evaluation by inclusion of ballistic transport processes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chek, D.C.Y. ; Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia ; Tan, M.L.P. ; Arora, Vijay K.

The scaling of channel length and width in a nanoscale n-type MOSFET (NMOS) and ptype MOSFET (PMOS) is examined in ballistic (B) nano-CMOS design. The ballistic process is predominant in a nanoscale device when channel length is shorter than the mean free path. Our predictive model agrees well with 45nm experimental data from IBM. It is shown that the mobility is lower in the short channel device compared to the mobility in the long channel device due to the ballistic process.

Published in:

Semiconductor Device Research Symposium, 2009. ISDRS '09. International

Date of Conference:

9-11 Dec. 2009