By Topic

HW/SW co-design of Identity-Based Encryption using a custom instruction set

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Amaral, L. ; Inst. of Comput., Univ. of Campinas, Campinas, Brazil ; Araujo, G. ; Lopez, J.

Identity-based cryptography has been gradually accepted as a more effective way of implementing asymmetric cryptography. The calculation of cryptographically-suitable pairings is crucial for the performance of pairing based protocols. In this paper we present a comparative study of hardware implementation techniques for computing the ¿T pairing over the finite field F3{su97|}. Our hardware-software implementation use Altera Nios II processor as platform. Using code profiling we identify critical field operations which concentrate most of the execution time; then these operations were implemented as specialized FPGA instructions/modules and added to the processor. The specialized processor was synthesized and the application was tailored to the new hardware. Experimental results show that a considerable speedup can be achieved when compared to the baseline software only approach. Moreover, we show that such HW/SW co-design approach is competitive with other solutions.

Published in:

Field-Programmable Technology, 2009. FPT 2009. International Conference on

Date of Conference:

9-11 Dec. 2009