By Topic

A flexible FPGA-based MIMO geometric fading channel simulator for rapid prototyping

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fard, S.F. ; Ukalta Eng., Edmonton, AB, Canada ; Alimohammad, A. ; Cockburn, B. ; Schlegel, C.

We present an FPGA-based baseband fading simulator for the fast verification of multiple-input multiple-output (MIMO) wireless communication systems. The simulator can be reconfigured in real time to simulate different geometric MIMO channel models. When implemented on a Xilinx XC5VLX110 FPGA, our 4 × 4 MIMO fading channel simulator occupies only 6.6% of the configurable slices while generating more than 16 × 324 million samples per second.

Published in:

Field-Programmable Technology, 2009. FPT 2009. International Conference on

Date of Conference:

9-11 Dec. 2009