By Topic

A Method Based on Petri Nets and a Matrix Model to Implement Reconfigurable Logic Controllers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Silva, C.F. ; Dept. of Syst. Eng. & Autom., Univ. of Vigo, Vigo, Spain ; Quintáns, C. ; Colmenar, A. ; Castro, M.A.
more authors

This paper presents a method to implement reconfigurable logic controllers (RLCs) using a new matrix model to describe Petri nets (PNs). The method obtains the general equations and directly translates them into a hardware description language (HDL) to configure a field-programmable gate array (FPGA). To achieve a generalized model in a comprehensible way, several PN examples including timers, counters, and hierarchical subnets are described in detail. The working principles and robustness of the method are validated by simulating each example and by their practical implementation in an RLC.

Published in:

Industrial Electronics, IEEE Transactions on  (Volume:57 ,  Issue: 10 )