Close category search window
 

Dual input radix 23 SDF IFFT/FFT processor for wireless multi-channel real sound speakers using time division duplex scheme

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Dong-Sun Kim ; Dept. of Multimedia IP Res. Center, Korea Electron. Technol. Inst., Seongnam, South Korea ; Seung-Yerl Lee

There has been an increased demand for realistic audio services because of the recent developments in multimedia techniques and contents. In addition, the rapid growth in wireless communications has brought about a new era of wireless multimedia applications and services such as the transmission of video, images, and data over wireless broadband access networks. Accordingly, orthogonal frequency division multiple access (OFDMA) modulation technique based on time division duplex (TDD) scheme is an attractive wireless communication technology for high data rate wireless access with multi-channel real sound system. For modulation and de-modulation of the OFDMA, inverse fast Fourier transform (IFFT) and FFT processor are used and these are most energy consuming operation in OFDMA communication systems. In this paper, we proposed a two input radix 23 single delay feedback (TIR23SDF) method to simultaneously use the IFFT and FFT in one FFT processor. We also described the architectures and the control signals for the proposed TIR23SDF. The experimental results show that the FFT processor based on proposed TIR23SDF reduce about 43.3% of the hardware complexity in the FPGA implementation.

Published in:
Consumer Electronics, IEEE Transactions on  (Volume:55 ,  Issue: 4 )

Date of Publication: November 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.