By Topic

Functionally asynchronous array processor for morphological filtering of greyscale images

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The design of a fine-grain asynchronous VLSI array processor is presented. It demonstrates how asynchronism can be exploited both at functional and architectural levels. A joint algorithm-architecture study that has resulted in the design of a 16×16 processor array is described, and the design flow used to implement both data-paths and control parts is presented. This is based on a standard cell approach that combines differential cascode voltage switch logic blocks and standard CMOS gates. The chip has been fabricated using the CNET/SGS-Thomson 0.5 μm CMOS triple metal layer technology, including 800000 transistors in an area of 8×9 mm2. This allows real-time iterative morphological filtering of grey-scale 256×256 pixels images at ~40 Hz frame rate

Published in:

IEE Proceedings - Computers and Digital Techniques  (Volume:143 ,  Issue: 5 )