Phased logic: supporting the synchronous design paradigm with delay-insensitive circuitry | IEEE Journals & Magazine | IEEE Xplore