Cart (Loading....) | Create Account
Close category search window
 

FPGA-Based Parallel Pattern Matching Algorithm for Network Intrusion Detection System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jing Yu ; Sch. of Inf. Sci. & Eng., Univ. of Jinan, Jinan, China ; Bo Yang ; Ruiyuan Sun ; Yuehui Chen

Pattern matching is the critical part in network intrusion detection system (NIDS). Fast pattern matching algorithm is the key to improve the system performance. In this paper, a fast reverse pattern matching algorithm and the hardware implementation suitable with field programmable gate array (FPGA) are proposed. Taking advantage of the parallelism and programmability of FPGA, this design reduces the pattern match delay greatly. This design is implemented in a NetFPGA platform, which is an open hardware platform optimized for high-speed network. The parallel pattern matching system provides a high throughput of 4 Gbps with no data loss, which proves the information processing rate of this design.

Published in:

Multimedia Information Networking and Security, 2009. MINES '09. International Conference on  (Volume:2 )

Date of Conference:

18-20 Nov. 2009

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.