By Topic

Modeling and Implementation of the Complex Telecommunication Systems Using the High Performance Computing Resources

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kapetanovic, T. ; BigBugDSP LLC, Cheyenne, WY, USA ; Kapetanovic, A.

As telecommunication systems grow in their complexity, research tasks demand quick , yet formal, ways to verify and benchmark. Among the steps to verify and analyze systems prior to the hardware in the loop step, remain the essential part of the research process. The paper presents the issues, results and the experience of using the HPC resources prior to the hardware in the loop verification on the reference designs for FSK and OFDM telecommunication systems, elaborated from the basic models, partitions, ending with the conclusions and implications on the final run time hardware implementation as HIL (hardware in the loop) concept.

Published in:

Systems, Signals and Image Processing, 2009. IWSSIP 2009. 16th International Conference on

Date of Conference:

18-20 June 2009