Cart (Loading....) | Create Account
Close category search window

A CMOS Elliptic Switched-Current Filter Using Bilinear Implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ying Long ; Coll. of Electr. & Inf. Eng., Hunan Univ., Changsha, China ; He, Yigang

A CMOS elliptic switched-current (SI) ladder filter, employing bilinear SI integrator, has been proposed. The filter is based on the bilinear S-*Z transformation ,which results in a simple circuit realization using switched-current. Cutoff frequency of the filter is 1 MHz and with bilinear implementation, we achieve 1 db passband ripple and stopband attenuation greater than 30 db. A 5th-order SI filter example is given in this paper. ASIZ simulation results for frequency response verity the technical requirement.

Published in:

Computational Intelligence and Software Engineering, 2009. CiSE 2009. International Conference on

Date of Conference:

11-13 Dec. 2009

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.