By Topic

Research and Implementation of Test Pattern Generation Based on General structure Model of SOC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gu Jing ; Inst. of Comput. Sci. & Technol., Harbin Univ. of Sci. & Technol., Harbin, China ; Zhichao Wang ; Xiaoyang Yu

The test vector generation algorithm and the compression algorithm based on general structure model of SoC was introduced in this paper. We have analyzed the PODEM algorithm for test vectors generation and translated the test pattern, and then formed the SoC general structural model test vector. Through the experimental comparison, we find the use of Golomb coding for test vector compression/decompression method is simple and effective, and test data compression rate improved by using the minimizing Hamming distance sorting algorithm to compress and decompress the test vector significantly.

Published in:

Information Engineering and Computer Science, 2009. ICIECS 2009. International Conference on

Date of Conference:

19-20 Dec. 2009