We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

CMOS Sensor Sequences Designing of High-Speed Image Acquisition System Based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Huang Zhonghua ; Sch. of Mechatronical Eng., Beijing Inst. of Technol., Beijing, China ; Li Hualong

High-speed image acquisition technology can be used in lots of industrial or scientific occasions to analysis dynamic process of experiments or tests. This paper proposed a low-cost multi-occasion high-speed image acquisition system. Based on completed hardware platform, we chose VHDL to complete the software design. Aimed at the sequences designing of CMOS sensor, the way of using counters to create sequences with VHDL has been chosen and it is more suitable for VHDL to describe the sequence with strict timing relationship. And then the programs has been simulated and synthesized, the results indicates that the course of design, simulation and verification is reasonable and efficient.

Published in:

Computational Intelligence and Software Engineering, 2009. CiSE 2009. International Conference on

Date of Conference:

11-13 Dec. 2009