By Topic

Distributed Shared Memory Architecture for NoC-Based Multi-Processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Nanxiang Mei ; Sch. of Microelectron., Shanghai Jiaotong Univ., Shanghai, China ; Yuzhuo Fu ; Ting Liu

Network on chip (NoC) implements routers and links onto a single chip. NoC is scalable compared to bus for many-core system. When communication moves from bus to NoC, the single centric memory becomes congested node of network and bottleneck of performance. In this paper, we apply distributed shared memory architecture to a NoC-based multi-processor system. On this hardware platform, we ran a multi-thread application, and observed the improvement of network throughput and overall performance.

Published in:

Computational Intelligence and Software Engineering, 2009. CiSE 2009. International Conference on

Date of Conference:

11-13 Dec. 2009