By Topic

A VLSI chip for isolated speech recognition system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Sung-Nam Kim ; Dept. of Electron. Eng., Korea Univ., Seoul, South Korea ; In Chul Hwang ; Young-Woo Kim ; Soo-Won Kim

A VLSI processor is designed for the small-scale isolated speech recognition applications. It is a dedicated processor which detects endpoint, extracts LPC (linear predictive coefficient) cepstral coefficients from the speech signal, and computes the spectral distances using a dynamic time warping (DTW) technique. The designed chip can recognize 1000 isolated words per second with an average recognition accuracy of 90.3%. It is designed in a 0.8 μm CMOS technology, includes 66,760 gates, and runs with a 10 MHz clock

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:42 ,  Issue: 3 )