Cart (Loading....) | Create Account
Close category search window

Implementation of digital HDTV video decoder by multiple multimedia video processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Lee, C.L. ; Comput. & Commun. Res. Labs., Ind. Technol. Tes. Inst., Hsinchu, China ; Ho, C.S. ; Shwu-Fang Tsai ; Ching-Fu Wu
more authors

A digital HDTV video decoder system is designed and implemented by using multiple multimedia video processors in a loosely-coupled multi-processor architecture. This decoder system can decompress video bitstream up to 20 Mbits/s and produce analog output at HDTV pixel rate. This design has the advantage of hardware scalability to adapt different picture resolutions and computation requirements. The design target is the video subsystem of a digital HDTV receiver

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:42 ,  Issue: 3 )

Date of Publication:

Aug 1996

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.