Scheduled System Maintenance on December 17th, 2014:
IEEE Xplore will be upgraded between 2:00 and 5:00 PM EST (18:00 - 21:00) UTC. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A VLSI architecture of the trellis decoder block for the digital HDTV Grand Alliance system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dae-Il Oh ; Multimedia R&D Center, Sogang Univ., Seoul, South Korea ; Yong Kim ; Sun-Young Hwang

This paper describes the design of a VLSI architecture for the trellis decoder block on a single-chip FEC (forward error correction) decoder supporting both the 8 VSB terrestrial broadcast mode and the 16 VSB high data-rate mode for cable proposed by the digital HDTV Grand Alliance (GA). The trellis decoder block consists of 12 trellis decoders, each of which is designed for the GA 8 VSB mode. In the proposed architecture, a unique branch metric unit is devised and employed for both the additive white Gaussian noise (AWGN) channel and the 1-D partial response channel. This makes the implementation complexity of the proposed trellis decoder much the same as that of a usual 8-state trellis decoder. The proposed trellis decoder works as the partial response trellis decoder when the NTSC rejection filter is activated to reduce the NTSC cochannel interference, while it works as the optimal trellis decoder when there is little or no NTSC interference

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:42 ,  Issue: 3 )