By Topic

Performance analysis of hardware modules of the hash function “ARIRANG”

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Jae Seong Lee ; Dept. of Electron. & Commun. Eng., Hanyang Univ., Seoul, South Korea ; Dong Kyue Kim

MD5 and SHA (secure hash algorithm)-1 are international standards and widely used hash algorithms. Since these algorithms are getting vulnerable to attacks, NIST (National Institute of Standard and Technology) collected publicly SHA-3 although weaknesses of SHA-2 have not been found. ARIRANG is a new hash algorithm and one of candidates for the SHA-3 competition. Compared with SHA-2, ARIRANG has more security intensity whereas its embodiment uses more resources. In this paper, we embodied hardware ARIRANG modules. Then, we compared the resource increments of the hardware ARIRANG module against the hardware SHA-2 module with the resource increments of the software module of them. We embodied the hardware module using the Verilog HDL and VHDL, and compared together. Also, our implementation contains a simplified SubBytes operation block using composite fields (GF((24)2) and GF(((22)2)2)) with an 8-bit look-up table in GF(28).

Published in:

Network Infrastructure and Digital Content, 2009. IC-NIDC 2009. IEEE International Conference on

Date of Conference:

6-8 Nov. 2009