By Topic

A high-frame-rate dense motion vector field generation processor with simplified best-match searching circuitries

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Okano, Y. ; Dept. of Frontier Inf., Univ. of Tokyo, Tokyo, Japan ; Shibata, T.

A high-frame-rate dense motion vector field generation processor employing an efficient data manipulation scheme has been developed. The computation result of detecting a motion vector (MV) at each pixel location is reused in the adjacent location. As a result, the size of a best-match searching circuitry for MV detection has been reduced to 1/10 of that without data reuse. This allows us to implement two MV calculation units on a chip without area penalty, enabling dual MV generation at every clock cycle except for the initial period of overhead processing. As a result, the frame rate has been increased by 23% as compared to the previous architecture, while the total number of transistors has been reduced by 41%. A prototype chip was designed and fabricated in a 0.18-¿m 5-metal CMOS technology. It was experimentally demonstrated that the chip can generate motion vectors from all pixel sites of 256×256-size motion images at a frame rate of 1060 frames/sec with a clock frequency of 100 MHz.

Published in:

Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian

Date of Conference:

16-18 Nov. 2009