By Topic

Fine resolution double edge clipping with calibration technique for built-in at-speed delay testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chen-I Chung ; Dept. of Electron. Eng., Feng-Chia Univ., Taiwan ; Shuo-Wen Chang ; Ching-Hwa Cheng

A double edge clipping technique is proposed for at-speed BIST testing. It differs from traditional circuit delay testing techniques by changing the clock rate using external ATE. This method uses lower-speed input clock frequency, then applies internal BIST circuit to adjust clock edges for circuit at-speed delay testing and speed binning. This built-in at-speed delay test with calibration mechanism named as double edge clipping (DEC) technique. DEC is based on the lunch on shift (LOC) scheme by precisely controlling the launch and capture edges during delay test operation. Two wide-range (26% -80%), fine-scale (16ps) duty cycle adjustment circuits with high-precision (28ps) calibration mechanism are effective applied for at-speed delay testing and performance binning. The key to DEC testing technique is to generate a pair of clock pulses for the launch and capture events. Two DCPG provide adjusted positive clock edge during test operation. DEC uses 500kHz low speed input clock then provides working clock frequency from 197MHz to 932MHz.

Published in:

Test Conference, 2009. ITC 2009. International

Date of Conference:

1-6 Nov. 2009