By Topic

Potential of SOI for analog and mixed analog-digital low-power applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Colinge, J.P. ; Katholieke Univ., Leuven, Belgium ; Eggermont, J.P. ; Flandre, D. ; Francis, P.
more authors

SOI technology offers significant assets for low-voltage, low-power high-speed logic. The steeper subthreshold slope of SOI MOSFETs not only improves design of low-voltage logic circuits, but also offers also opportunities for low-power analog design. Identical DC gains can be achieved in SOI and bulk either with less current or smaller geometries, or both. This is illustrated by plots of total area and stand-by current versus DC open-loop gain of two identical Miller op amps, one bulk and one SOI.

Published in:

Solid-State Circuits Conference, 1995. Digest of Technical Papers. 41st ISSCC, 1995 IEEE International

Date of Conference:

15-17 Feb. 1995